A real-time calibration method based on time-to-digital converter for accelerator timing system*

Qihao Duan,^{1,2} Liang Ge,^{1,†} Yanhao Jia,^{1,2} Jieyu Zhu,^{1,2} and Wei Zhang^{1,2,‡}

¹Institute of modern physics, Chinese Academy of Sciences, Lanzhou 730000, China

²University of Chinese Academy of Sciences, Beijing 100049, China

The high-intensity heavy-ion accelerator facility (HIAF) is a scientific research facility complex composed of multiple cascade accelerators of different types, which pose a scheduling problem for devices distributed over a certain range of 2 km, involving over a hundred devices. The White Rabbit (WR), a technology-enhancing Gigabit Ethernet, has shown the capability of scheduling distributed timing devices but still faces the challenge of obtaining real-time synchronization calibration parameters with high precision. This study presents a calibration system based on a time-to-digital converter implemented on an ARM-based System-on-Chip (SoC). The system consists of four multi-sample delay lines, a bubble-proof encoder, an edge controller for managing data from different channels, and a highly effective calibration module that benefits from the SoC architecture. The performance was evaluated with an average RMS precision of 5.51 ps by measuring the time intervals from 0 to 24000 ps with 120000 data for every test. The design presented in this study refines the calibration precision of the HIAF timing system. This eliminates the errors caused by manual calibration without efficiency loss and provides data support for fault diagnosis. It can also be easily tailored or ported to other devices for specific applications and provides more space for developing timing systems for particle accelerators, such as white rabbits on HIAF.

Keywords: HIAF, White Rabbit, Calibration system, Time-to-digital converter (TDC)

I. INTRODUCTION

Time, one of the seven fundamental physical quantities in physics, has been extensively studied and applied in various fields, such as large-scale physics experiments, lunar exploration projects, defense industries, 5G communications, and navigation systems. To explore fundamental particles in the microscopic world, scientists have increasingly demanded requirements for the performance of particle accelerators. Particle accelerators are multisystem [1–4], highly complex, and strongly coupled systems characterized by a wide variety of devices, dispersed placements, and large spatial spans. Compared with other complex systems, particle accelerator systems have extremely stringent timing requirements, with some reaching the femtosecond level [5, 6].

Leading scientific and technological powers worldwide attach great importance to nuclear physics research based on particle accelerators, evident in the construction of large-scale scientific facilities, the development of powerful experimental detection devices, and the internationalization of research projects and teams. The research team at the Institute of Modern Physics, Chinese Academy of Sciences is currently constructing a national major science and technology infrastructure called the "the High Intensity Heavy Ion Accelerator Facility" (HIAF) [7–9] as shown in Fig. 1.

HIAF is a heavy-ion scientific research facility with leading international capabilities and wide-ranging applications [10–12]. Its primary scientific goals include understanding effective interactions within atomic nuclei, investigating the



Fig. 1. Layout of the accelerator complex of HIAF.

30 origins of elements ranging from iron to uranium in the uni-31 verse, studying the properties of high-energy-density matter, 32 and addressing key technologies related to particle irradia-33 tion. The HIAF consists of several components, including a Superconducting Electron Cyclotron Resonance Ion Source (SECR), superconducting linear accelerator (iLinac), Booster Ring (BRing), radioactive secondary beam- separation device (HFRS), high-precision ring spectrometer (SRing), and ex-₃₈ perimental terminals [13, 14]. The iLinac injector injects var-39 ious ions from protons to uranium for BRing. BRing, a room-40 temperature synchrotron accelerator, is the core component of HIAF and lays the foundation for obtaining high-intensity, 42 high-energy, and high-quality heavy-ion beams. After BRing ⁴³ accelerates the beam, it is either extracted directly or slowly to 44 the experimental terminal or injected into the high-precision 45 ring spectrometer SRing through the radioactive secondary beam separation device for related experiments.

To achieve a higher energy and beam intensity, a common approach in particle accelerators is to cascade multiple accelerators of different types, where the accelerator that boosts the beam energy in the previous stage serves as the injector

^{*} This work is supported by High Intensity heavy-ion Accelerator Facility (HIAF) approved by the National Development and Reform Commission of China (2017-000052-73-01-002107)

[†] Corresponding author, gliang016@impcas.ac.cn

[‡] Corresponding author, impzw@impcas.ac.cn

53 conducting linear accelerator (iLinac) before being injected 105 Fig. 2. 54 into BRing. The cascading of multiple accelerator stages al-55 lows for an increase in the beam energy while enabling the parallel operation of the accelerators.

57

85

87

88

89

90

91

92

93

94

95

96

97

The beam undergoes acceleration through a series of interconnected accelerators and is eventually directed to the experimental terminal for the relevant experiments. This poses a scheduling problem for devices distributed over a certain 61 range, where the goal is to optimize the scheduling to achieve 62 lossless injection, accumulation, acceleration, and beam ex-63 traction. In this case, the scheduling variables form an ndimensional time vector.

The timing system prototype of HIAF is based on the White Rabbit (WR) protocol and achieves timing scheduling with a precision of better than 2 ns. However, it also faces 68 challenges in calibrating and monitoring the timing devices distributed across a range of 2 km involving over a hundred 70 devices. Synchronization calibration of the timing system is ⁷¹ a complex process. Offline calibration can be achieved, and 72 the synchronization status can be queried once the devices are 73 online. However, deviations in synchronization cannot be fed 74 back in real-time, thereby preventing real-time synchroniza-75 tion calibration. [15] proposed a distributed time-to-digital converter in a white rabbit network to capture the arrival times shower particles and produce unified timestamps of all particles. This gave us the opportunity to construct a highresolution, real-time calibration system based on a time-to-80 digital converter. Many works have achieved high-precision 81 time-to-digital converters and applied these techniques in var-82 ious applications[16–21], especially for physical researches. 83 However, information regarding the implementation details of time-to-digital converters is scarce. The objective of this study is to address these issues.

The main contributions of this study are as follows.

- 1) We proposed a real-time calibration system based on the White Rabbit protocol for the HIAF timing system.
- 2) We proposed a calibration architecture for time-todigital converter in an ARM-based System-on-Chip (SoC) with high development efficiency.
- 3) We proposed a series of detailed modules to implement a time-to-digital converter for lower technical barriers in this area.
- 4) We implemented and tested our real-time synchronization calibration system based on the time-to-digital converter in a ZYNQ board (a series of SoCs produced by Xilinx).

II. WRFM

The core components of the HIAF timing system in-101 clude the Clock Master Node (WRCM), Data Master Node 102 (WRDM), Synchronization Network (WRNT), Terminal 144

51 for the subsequent stage. In the case of HIAF, after the ion 103 Nodes (WRN), White Rabbit Switches (WRS), and various 52 source generates the beam, it is accelerated through a super- 104 online services. The structure of the system is illustrated in




Fig. 2. The timing system on HIAF.

In this timing system, all the clocks of these components 107 are synchronized with WRCM. After receiving the clock and 108 current time signals from WRCM, each node produces a 109 Pulse Per Second (PPS) output. This calibration system aims 110 to ensure that the PPS signals generated by different devices are synchronized with WRCM, representing the time synchronization of these devices.

At the beginning of the calibration, the framework of the monitor (WRFM) gathers basic information on the round-115 trip delays between WRCM and WRS or WRS and WRN, 116 transmission times, and receipt times of all nodes, such as 117 $delay_{MM}, \Delta_{TXM}, \Delta_{RXM}, \Delta_{TXS}$ and Δ_{RXS} . The objective of calibration is to measure and update the stored transmission and reception times within the network to match realworld measurements, ensuring that the timing system generates PPS signals simultaneously after adjustment [22].

The WRFM responsible for realizing system-wide syn-123 chronization monitoring, synchronization parameter calculation, and deviation model generation were built using time-to-125 digital converter (TDC) technology. The deviation statistics module was implemented using dedicated hardware, whereas 127 the online calculation and model generation modules were 128 implemented on servers.

Owing to the shorter development cycle and stronger sup-130 port for some communication protocols, the deviation statistics module is implemented in ZYNQ, which calculates the 132 time deviation between the output signals (PPS signals) of the timing system components and the local output signals from WRFM as a time-to-digital converter. The structure is illustrated in Figs. 3.

Combining the set threshold and multiple sets of time deviation statistics, the module triggers the online calculation module according to predefined rules. The online calculation module computes the synchronization parameters and 140 updates them accordingly. The model generation module generates device-level or system-level models based on statistical time deviations, thereby providing a foundation for 143 system optimization.

The calibration system follows Eqs. 1 and 2 [22].




Fig. 3. The localized structure of the calibration system.

$$\frac{1}{2}\Delta_S = \frac{1}{2}(delay_{MM} - \Delta_{TXM} - \Delta_{RXM} - \epsilon_S - \delta_1) \quad (1)$$

146 and

147

158

$$\begin{cases}
\Delta_{TXS} = \frac{1}{2}\Delta_S - TI \\
\Delta_{RXS} = \frac{1}{2}\Delta_S + TI
\end{cases}$$
(2)

where $delay_{MM}$ represents the round-trip delay between 149 WRCM, WRS, and WRN. Additionally, Δ_{TXS} denotes the transmission delay of the nodes, Δ_{RXS} is the reception delay of the nodes, δ_1 is the latency of the fiber connecting nodes, 152 ϵ_S is the compensation value of the nodes when Δ_{TXS} is $_{153}$ zero, and TI is the time interval obtained from the deviation statistics module (TDC) illustrated at Sec.II A.

The key focus of WRFM is the deviation statistics module 156 (TDC) because its accuracy determines the overall system ac-157 curacy.

Architecture of TDC

The intuitive idea behind implementing a TDC based 160 on FPGA (field-programmable gate arrays) is to employ a counter that runs at the system clock rate. However, the granularity of the system counter could not satisfy the require- 199 to interpolate more basic cells into one primitive system clock ments of white rabbits. Therefore, it is necessary to obtain 200 period. Thus, the delay line is one of the core elements in subclock-period resolution. The proposed algorithm is illus- 201 the TDC design, which defines the system's resolution and 164 trated in Fig. 4. 165

It comprised a set of start-and-stop channels. The hit signals existing as one start hit and one-stop hit latched by the 168 system clock are interpreted as subclock fine timestamps from 205 $_{169}$ the two corresponding channels, whereas the coarse counter $_{206}$ clocked by the system clock outputs the coarse timestamp. 207 The starting and stopping timestamps are defined as follows: 208 ments.

$$timestamp_{start} = m * T_{WR} + \tau_{start}$$
 (3)

173 and

172

174

$$timestamp_{stop} = n * T_{WR} - \tau_{stop}$$
 (4) ²¹³

 $\frac{1}{1}$ 6 the White Rabbit system, m and n are the coarse timestamps $\frac{2}{1}$ 6 constructed by placing these cells sequentially. The coupled




Fig. 4. Basic TDC Algorithm.

177 from the coarse counter, whereas au_{start} and au_{stop} are times-178 tamps corresponding to the respective fine counter channels. $_{179}$ Hence, the TI can be calculated as:

$$TI = (timestamp_{stop} - timestamp_{start})$$

= $(\tau_{start} - \tau_{stop}) + (m - n) \times T$ (5)

An organic combination of the two types of timestamps comprised the final measurement result.

Fig. 5 shows the system architecture of the proposed TDC implemented in ZYNQ. The system consists of pro-185 grammable logic(PL) and a processing system (PS), which benefits from the real-time advantages of FPGA and ARM's flexibility. The PL part is responsible for TDC's mainstay, including the tapped delay lines (TDLs), a D flip-flop bank, a 189 thermometer-to-binary encoder, an edge controller, and data 190 First In, First Out (FIFO). The PS is responsible for calibra-191 tion logic and communication with a personal computer (PC) through a universal asynchronous receiver/transmitter interface. An advanced extensible interface (AXI) is the data path 194 between PL and PS components. Every part of our system 195 architecture is interpreted below to elaborate further on our 196 system architecture.

Delay Line

A typical method for increasing the granularity of TDC is 202 linearity. This depends on the type of the basic delay cell used 203 as the interpolation unit. The most common delay elements 204 in FPGA platforms are CARRY4 cell primitives (fast carry logic with look-ahead) because they have dedicated routing with the smallest internal propagation delay [23].

The TDLs in this study employed cascade-carrying ele-

The hit signal propagates through the delay chain by con-(3) 210 necting to the CYINIT port of the first delay cell and linking 211 the last bit of the CO to the next cell's CI port as the Fig. 6). According to [24]

, we can determine that the inner path time of a complete 214 CARRY4 logic is significantly shorter than that of the coarse where T_{WR} is the period of the coarse counting clock of 215 clock, which is approximately 60 ps. A delay line can be




Fig. 5. TDC System.

222

235

242




Fig. 6. Delay Line Structure.

two-stage D flip-flops tap out the status of the hit signal in the delay line to reduce the possibility of a metastable state.

There are tricks when placing delay chains on a physical board at the implementation stage that could be the key to increasing the stability of the delay chains.

First, the closer the entrance of a delay chain to the physical input/output port, the narrower the bin width of the first cell. Second, the delay chain should be placed within a certain clock region to reduce the harm caused by time skew when crossing the clock region, which would interfere with the accuracy of the sampling phase. Therefore, the system clock is crucial for balancing stability and accuracy. This design considered a 500 Mhz clock frequency divided from the White Rabbit reference clock and a TDL with 200 delay cells.

Third, in the case of a multiline TDC, the gap space between the lines belonging to one channel is unnecessary. Comparative experiments revealed that the introduced gap caused transfer-time delays.

The input signal was fed simultaneously into four parallel chains to improve the time resolution beyond the intrinsic cell delay. This involves sampling a specific timespan four times, increasing the granularity by a factor of four because it characterizes a physical quantity with more quantities.

We collected all taps from the four delay chains and processed them as they originated from a common delay chain.

2. Ones-Counter Encoder

The output of the TDL, which is a thermometer code representing the time interval, must be converted into a binary number. One of the classical ways to achieve this is to instinctively detect the transition of the 0-1 position in delay lines [25, 26]. However, the time delay used to register the tap should be considered, which includes not only delays of cells but also time skews of the inter-and outer time zones. The deviation between the sample and real values is intro-

252 tation: the bubble problem. Ideally, the output of the TDL 310 nary value. This process was repeated for 10 stages, resulting 253 should be a clean thermometer code such as 1111110000. Be- 311 in the outcome of a 10-bit binary value sent to the edge concause of uneven propagation delays among delay lines and the 312 troller for synthesis. tapped register's time difference, the bubble problem appears and disturbs the thermometer code; for example, instead of 1111110000, the thermometer sampled out is 1111010100. 313 When generating a correct binary code, the bubble problem induces hassles in classical 0-1 transition detection encoders because the primitive TDLs cannot tap out an ideal thermometer code. This is more difficult for FPGAs with 28 nm and more advanced process technology [27]. Collecting several delay-line taps at once certainly loses the order consistent with the real delay, owing to the reasonable variance of the transition time at the same position from different lines will add more factors leading to bubbles. Consequently, the bubble problem with several delay lines is more severe than a single line.

realignment method is complicated and requires at least two 328 to the edge-controller module for further computation. cycles of FPGA synthesis for a complete tap-order calibra-275 tion procedure with a PC at initialization. This is also time-276 consuming during the runtime [28, 29]. Inspired by the so- 329 277 lution implemented in [30], a one-counter encoder is adopted 278 in this study as a robust bubble-proof encoder.

280 the disorder of taps when they are transported from the delay 332 from both fine counters, including the start and stop channels lines to the encoder. Therefore, the "1" and "0" are sufficient 333 and the coarse counter. 282 to accurately represent the time it takes for the hit signal to 334 283 propagate in this system, no matter the taps' sequence. This 335 counter running on the system clock and the control logic. ²⁸⁴ also applies when the taps from different delay lines are used. The tap values for each delay line represent the corresponding propagation times. When the hit signal was collectively fed into these delay lines, the tap values in each delay line 339 and stops counting in a pipeline-like manner. effectively underwent multiple samplings of the same signal, 340 289 This enhancement led to better granularity and resolution. 290

270

291

Through experiments, we found that it is unfeasible to di- 346 ing the overall calculation. rectly add all tap values together at once because the adder 347 tations within a certain stage of cascaded LUTs and trans- 350 shown in Fig. 9. In the state-ready mode, the module is idle portation between stages. Therefore, adopting a step-by-step 351 before receiving a start-hit signal. The state-readout fine capcalculation method for the counter was necessary. The com- 352 tures the real-time output of the two channels and sets two computational module to implement a step-by-step calcula- 354 the state readout, and it was fine. If there is an unanticipated the Xilinx Development Board. The output of the six-element 358 quently, the data generated from the start and stop channels 307 adder is then transformed into a 3-bit binary form by setting 359 can be transported to the next stage for a time interval trans-308 specific parameters in the LUT-6s. Next, we sum the 3-bit 360 formation.

251 duced, which is the most severe problem for TDC implemen- 309 binary values from every pair of groups to obtain a 4-bit bi-

Channel Controller

After encoding the time interval into binary form, the re-315 sulting data indicate the current propagation time within the 316 delay lines. However, when a hit signal occurs, a binary value 317 is generated and changes during propagation. We proposed 318 the module shown in Fig. 8, which uses a state machine 319 structure to address this issue. The module has two states: 320 state-ready, which is an idle mode waiting for a hit signal and assigning the binary value from the encoder to a new variable, 322 and state-keep, which is a mode that keeps the data received 323 at the beginning of the hit signal. If we attempt to maintain Therefore, designing a bubbleproof encoder is essential. 324 the data after both the hit signal and the change to state-keep, Lui and Wang proposed a bin-realignment technique to re- 325 a pattern delay could occur, causing the data to become outmove bubbles using a tap-swapping method before sampling 326 dated. Therefore, assigning and maintaining state-ready data the primitive TDL code from the encoder. However, the bin- 327 in another state is better. The locked data are then transferred

Edge Controller

The edge controller module is a core component of the As mentioned previously, the bubble problem is caused by 331 TDC and is responsible for managing the time interval data

The coarse counter counts the time interval using a digital

The measurement span depends on the coarse bit width; a wider bit width results in a broader range.

We use a flag to control the coarse counter, which starts

When the start signal is high, and the stop signal is low, thereby increasing the precision of the measurement results. 341 the coarse counter switches to counter mode and increments 342 by one on every system clock. After the stop signal switches The ones-counter is an intuitive way to add all the tap val- 343 to active, regardless of the state of the start signal, the coarse ues together for counting "1"s in delay lines. However, it is 344 counter switches to the keep mode and remains in this mode essential to consider the actual computational performance. 345 until the stop signal switches back to inactive, thus complet-

The edge controller logic requires more state machines is composed of cascaded look-up tables (LUTs) in the FPGA 348 than its coarse counterparts. It has four states: state-ready, (PL), and the time consumption is a combination of compu- 349 state-readout-fine, state-output, and state-wait-for-ending, as putational module is shown in Fig. 7. We implemented a 353 flags to declare. One path was reserved for sending data at tion method in one counter. We grouped the primitive tap 355 delay during transportation, the module switches to the waitvalues from all four delay lines into sets of six elements that 356 for-end state until completion. This processing logic is simwere added together using LUT-6, a type of primitive cell on 357 ple but useful when dealing with sequential missions. Subse-




Fig. 7. Ones-counter Encoder.




Fig. 8. Channel Controller.




Fig. 9. Edge Controller.

Calibration and Output

361

362 363 32-bit data containing a 10-bit coarse count, 10-bit start chan-394 the corresponding value stored in the BRAM in advance. The 364 nel count, and 10-bit stop channel count. To transform these 395 result is then output through the communication interface to 365 primitive binary count values into actual time intervals, we 396 a PC [17].

366 must consider that the delay times of each delay cell are different. A significant error will occur if we multiply the count value by a fixed bin width. The key to this process is determining the width of each bin by adding the bin sizes through which the hit signal has propagated through a process called calibration. After the calibration, the time interval between the start and stop hit signals was calculated using the algorithm shown in Fig. 4.

Conversion from bin numbers to picosecond are as follows 375 [31, 32]:

$$T_i = \sum_{n=1}^{i-1} W_n + \frac{W_i}{2} \tag{6}$$

where T_i

represents the measured time interval of the hit signal propagated through the i bins. W_n is the corresponding width of the n th bin.

TDC calibration mechanisms are often required for modern FPGAs, and the bin-by-bin calibration method has been widely used to enhance the linearity of TDC [28]. Typically, TDCs based on FPGA require several steps to implement this function. First, they constructed a connection interface, such as a Universal Asynchronous Receiver/Transmitter (UART) and Peripheral Component Interconnect Express (PCIE), etc. on the FPGA and sent primitive count values to the PC for analysis of the bin width. Then, the construction of the time mapping is implemented through storage media, such as block random access memory (BRAM), which re-392 quires a time period to initiate. Finally, when a new group of The output from the edge controller module is stored as 393 fine count values arrives, it serves as an index for determining

However, the process is complicated, time-consuming, and 397 398 requires a long time to initiate the system.

Therefore, we propose a new calibration method for 400 ZYNQ, as shown in Fig. 5 to improve the development efficiency. The calibration mechanism on the PS section.

After obtaining the actual bin widths through the required 403 code density test method [24, 33], which was introduced in 404 IV A, the calibration maps were transformed into an array 405 form of the C language using Python and inserted into the codes of the PS part. This significantly decreases the time consumption for initialization, which is required to initialize 408 BRAM before the system runs. The 32-bit primitive count 409 data, combined with the coarse count, count from the start 410 channel, and count from the stop channel, are stored in a 411 FIFO on the FPGA for later transmission. The AXI trans-412 ports these data from PL to the PS, which are read from FIFO without omission, even at different system clocks. The cou-414 pled primitive data were disassembled into a coarse count, 415 starting count, and stopping count at the ARM.

The calibration process involved inserting these count values into predefined calibration map arrays. Finally, the read-418 able measured time interval is sent to the PC through the 419 UART.

IMPLEMENT DETAILS

420

421

436

Time Sequence Control

Time-sequence control is a critical aspect of developing 422 423 an FPGA program. We used many primitive design cells, such as the D Flip-Flop with Clock Enable and Asynchronous 425 Clear (FDCE), to precisely control the signal flow tempo. 426 The stages of FDCE should be the same as the number of paths that one logical calculation requires to maintain logical health. 428

It is also essential to determine the time required for a log-430 ical calculation before setting the system clock to ensure that the logical operation requirements are met. Methods also ex-432 ist to address time errors when a high system clock is required 433 for certain systems. For example, dividing a complicated log-434 ical calculation module into several pieces running simulta-435 neously is a commonly used approach, such as in this study.

diagram.

(a)



Fig. 10. (a) the self-developed board and (b) the implemented block

IV. PERFORMANCE EVALUATION

We implemented a real-time synchronization calibration 437 498 system on a ZYNQ-7000 self-developed board and tested its 448 two subminiature-version-a connector (SMA) connections to implemented block diagram are shown in Fig. ??.

two channels (start and stop channels in Fig. 5) to mini- 453 the phase difference between the two output channels. When 444 mize the offset. In addition, we utilized an arbitrary wave- 454 hit signals were detected, the TDC recorded both channels' 445 form generator (model AFG3252) from Tektronix as an ex-455 coarse and fine timestamps, which were read by a PC via 446 ternal signal source. The same square-wave signal produced 456 the Universal Asynchronous Receiver/Transmitter interface by the generator was simultaneously fed into two channels via 457 of the ARM part on the board.

performance through time interval measurement ability ex- 449 reduce measurement errors and jitter from cables connecting periments. The ZYNQ-7000 self-developed board and the 450 the signal resource and evaluation board. The frequency was 451 selected to ensure the completeness of the hit signal. The To evaluate the performance of the core TDC, we placed 452 time interval between hit signals was adjusted by modifying

Bin Width and Resolution

458

462

491

The bin width is a quantifiable indicator of the physical de-460 lay chain and represents the actual time interval of one delay cell. 461

The TDC bin widths can be measured using a code density 463 test, in which the output of the wave generator is controlled such that its frequency is not correlated with the system clock. The hit signal can be treated as a random signal for the two channels because the arrival time is not fixed according to the asynchronous rhythm of the TDC's sample time. Because of the equal probability of the hit signal arrival time during one clock period, the corresponding frequency of the hit signal detected in one TDC bin reflects the TDC bin width.

According to the number of hits collected in the x-th bin, 472 the corresponding TDC bin width can be calculated as fol-473 lows:

$$W_x = \frac{H_x \times T_{sys}}{H_{total}} \tag{7}$$

where W_x is the bin width of the xth bin. H_{total} is the 475 476 number of random hits. And H_{x} is the number of hits that proliferate within a certain bin. T_{sys} denotes the clock period 477 of the system. 478


We set the hit signal emission frequency to 20.11111 Mhz, which is approximately unrelated to the system clock at 500 Mhz (with a clock period of 2 ns) and at least 120000 hits as one data set to calculate the bin width for calculation robust-482 483

During code density tests, we discovered that the distance 484 485 between the entrances of the hit signal could have a subtle 486 impact on the widths of the first and last bins. If the distance is too small, the width of the first few bins will be 511 increased.

492 the last bin too large. In contrast, if the distance is too large, 516 rent bin by summing the deviation values before it. The calcuthe TDC's first delay bin width will be too large to represent 517 lation method for DNL and INL can be expanded as follows: 493 the actual time interval accurately. 494

The experimental results for the situations too close to and too far away are shown in Fig. 11. The first and second bins 518 widths were 123.89 ps in Fig. 11(a). The final bin width was 207.64 ps in Fig. 11(b), which was unsatisfactory. 498

Usually, we cannot determine the physical positions of the 499 500 input IOs (input/output) on an already designed board, but pursuing a sweet point for placement is still necessary. After 502 multiple adjustments, we found a suitable location for the delay lines. Fig. 12 shows the final code-density test results. 521 width of 0.0765 ps and end at bin 798 with a width of 0.2142 ps. The effective bins of the stop channel begin at bin 41 with 510 of 2.75 ps and 2.71 ps for two channels, respectively.







Fig. 11. Measured bin widths as (a) remotely placed and (b) close placed.

The differential nonlinearity (DNL) and integral nonlinearzero, which can lead to dissatisfaction with cell placement 512 ity (INL) can be deduced from the measured bin widths in within one clock region unless the system clock frequency is 513 Fig. 12, and both are used to describe nonlinearity. DNL 514 is defined as every bin deviation from the average bin width, However, this could affect the system stability and make 515 whereas INL is defined as the collected deviation of the cur-

$$DNL_x = \frac{W_x - W_{ave}}{LBS} \tag{8}$$

$$INL_x = \sum_{j=0}^{x} DNL_j \tag{9}$$

where DNL_x is the DNL of the x-th bin and W_x is the x-th The effective bins of the start channel begin at bin 72 with a 522 bin width. Correspondingly, w_{ave} is the average channel bin 523 width. The equation of INL is easily understood. The mea-524 sured DNL and INL of the start channel are -0.99 to 5.30 LSB ₅₀₇ a width of 6.7936 ps and end at bin 798 with a width of 0.0765 ₅₂₅ (the least significant bit) and -6.99 to 17.86 LSB as shown in ₅₀₈ ps. By interpolating these bins into one system clock period ₅₂₆ Fig. 13(a) and Fig. 13(b). And that of the stop channel are 509 (2 ns), a higher resolution can be achieved, with an average 527 -0.98 to 4.15 LSB and -2.10 to 17.86 LSB, respectively, as 528 shown in Fig. 13(c) and Fig. 13(d).






Fig. 12. Bin width of (a) the start channel and (b) the stop channel.




Fig. 13. Measured DNL and INL of the start channel (a, b) and the stop channel (c, d).

width as the real bin width. Hence, bin-by-bin calibration 570 sult was obtained by subtracting the measured value from the is essential to solve this problem, as mentioned in Section. 571 offset value. As shown in Fig. 15, the RMS precision ranges II A 5. The final results after calibration without INL were 572 from about 5.0 ps to 5.9 ps with an average of 5.5 ps, and the 533 used as the measurement results.




Fig. 14. Measured RMS at 0 ps.

Time interval tests

The root mean square (RMS) represents the measurement uncertainty introduced by jitter and quantization errors [34]. It is evaluated using multiple time-interval measurements for a certain time interval, generated by adjusting the output phase of one channel on the wave generator. The calculation method is followed as Equ. 6. Similar to the bin-width tests, we considered 120000 test data points as one data set. The RMS histogram with a typical normal distribution tested at 0 ps is shown in Fig. 14.

We conducted a series of time-interval tests ranging from 0 ps to 24000 ps. To balance the stride and range, we used a test step of 100 ps in the range of 0-6000 ps, 250 ps in the range of 6000-10000 ps, 500 ps in the range of 10000-20000 ps, and 1000 ps in the range of 20000-24000 ps. The results are shown in Fig. 15.

The best RMS performance appears when the time interval is 0 ps, achieving 4.11 ps RMS precision, and deteriorates slightly after that. Upon checking the primitive counter values, we found that the closer the time interval is to the 0 ps, the less likely the coarse counter is to engage in the final time calculation. Only a few measurements were obtained with the coarse counter in the repetitive measurement of the time interval near 0 ps, which represents the lower jitter of the coarse counter will be introduced to the result. This occurs only when the starting hit signal arrives at the end of one coarse counter period in the start channel, and the stopping hit signal emerges at the beginning of the coarse counter period in the stop channel. However, even for a micro signal, it is still difficult to ensure the arrival time; hence, the coarse counter will always be considered. The measured time interval value of about 342.78 ps at 0 ps can be considered as the offset time 566 of this system, resulting from the length deviation of the two 567 input signal cables and the pathway length required for the 568 two-channel signals to cross. This is because these internal The INL indicates the error when treating the average bin 569 factors introduce only a delay at 0 ps. A later time interval re-573 deviation from the corresponding time is in a range of less




Fig. 15. (a) The RMS precision and (b) the deviation values from the corresponding time in a range from 0 ps to 24000 ps.

(b)


than 10 ps, which is acceptable as a requirement of the white of the white rabbit system. 595 of the $45^{\circ}C$ to $50^{\circ}C$. The deviations in the time intervals were less than the average RMS precision of the system. This

C. Temperature

576

Generally, there is a close connection between temperature and FPGA performance. Therefore, it is essential to test this system at different temperatures. The general working temperature ranged from $40^{\circ}C$ to $65^{\circ}C$; therefore, we used a hair dryer to heat the board and maintain the temperature with the help of an electric fan.

Because the transmission speed of the hit signal differed at different temperatures, we generated a calibration table at $60^{\circ}C$, which already covered the longest pathway record in one delay line. The test results are presented in Fig. 16. Performance changed with temperature. The best RMS precision appears at $40^{\circ}C$ at approximately 3.85 ps because this temperature is the most suitable for this board. The second-best RMS precision appears at $55^{\circ}C$ about 3.93 ps, which is better than that at $60^{\circ}C$ because the calibration is set at $60^{\circ}C$ near $55^{\circ}C$, and lower temperature will make FPGA more linear. After heating the system from $40^{\circ}C$, the performance began to deteriorate until it reached a turning point in the middle






Fig. 16. (a) the Measured RMS and (b) the deviation values at 0 ps as the temperature changing from $40^{\circ}C$ to $65^{\circ}C$.

 595 of the $45^{\circ}C$ to $50^{\circ}C$. The deviations in the time intervals were less than the average RMS precision of the system. This demonstrates the system's robustness when the calibration table is set to a suitable state.

D. Logic Resources Consumption

perature ranged from $40^{\circ}C$ to $65^{\circ}C$; therefore, we used a hair dryer to heat the board and maintain the temperature with the help of an electric fan.

Table. 1 summarizes the resource utilization in the two-channel system. The data extracted from the implementation report by Vivado (2018) demonstrated low resource consumptions.

Table 1. Logic Resources Utilization.

Resource	Utilization	Available	Utilization(%)
LUT	3194	171900	1.86
LUTRAM	66	70400	0.09
FF	6826	343800	1.99
BRAM	4	500	0.8
IO	4	250	1.6
PLL	1	8	12.5

V. CONCLUSION

604

638

639

640

645

646

647

648

650

651

652

653

654

655 656

658

659

660

661

662

663

665

In particle accelerators, a common approach to achieve 605 606 higher energy and beam intensity is to cascade multiple ac-607 celerators of different types. In the case of HIAF, the beam 608 generated by the ion source is accelerated through a super-609 conducting linear accelerator (iLinac) before being injected 610 into BRing. The beam undergoes acceleration through a se-611 ries of interconnected accelerators. It is eventually directed 612 to the experimental terminal for relevant experiments, which poses scheduling problems for distributed devices over a certain range and a real-time calibration challenge for the timing

618 which can achieve high-resolution online calibration for dif-619 ferent subunits. We introduce a multiline time-to-digital con-620 verter based on an ARM-based System-on-Chip (SoC) as the 621 core calibration component, with a novel edge controller and 622 a highly effective calibration module that benefits from the 623 SoC architecture. The hardware implementation of this sys-624 tem is described in detail. The experimental results indicate 625 that the proposed calibration system is suitable for 5.51 ps 626 precision calibration missions, even in extreme environments.

The design presented in this study refines the calibration 628 precision of the HIAF timing system. This eliminates the er-629 rors caused by manual calibration without efficiency loss and 630 provides data support for fault diagnosis. It can also be eas-631 ily tailored or ported to other devices for specific applications This paper describes a novel architecture of a real-time cal- 632 and provides more space for the development of timing sys-617 ibration module used for the White Rabbit timing system, 633 tems for particle accelerators, such as white rabbits on HIAF.

- [1] T. Liu, H. S. Song, Y. H. Yu et al., Towards real-time digital 676 634 Target Facility in HIRFL-CSR. Nucl. Sci. Tech. 34, 131 (2023). 678 636 doi: 10.1007/s41365-023-01272-6. 637
 - [2] H. M. Xie, K. W. Gu, Y. Wei et al., A non-invasive Ionization 680 [14] Y. Liu, D. Q. Gao, H. J. ZHANG et al. Design and im-Profile Monitor for transverse beam cooling and orbit oscilla- 681 tion study in HIRFL-CSR. Nucl. Sci. Tech. 31, 40 (2020). doi: 10.1007/s41365-020-0743-7
- [3] Z. S. Li, X. J. Yin, H. Du et al., The IH-RFQ for HIRFL-CSR 684 [15] W. B. Pan, G. H, Gong, Q. Du et al., High resolution disinjector. Nucl. Sci. Tech. 29, 89 (2018). doi: 10.1007/s41365-643 018-0416-v644
 - [4] F. F. Duan, Y. Y. Yang, B. T. Hu et al., Silicon Detector Array for Radioactive Beam Experiments at HIRFL-RIBLL. Nucl. 688 [16] M. Parsakordasiabi, I. Vornicu, Á. Rodríguez-Vázquez et al., Sci. Tech. 29, 165 (2018). doi: 10.1007/s41365-018-0499-5
 - [5] N. Akasaka, A. Akiyama, S. Araki et al., KEKB accelerator 690 control system. Nucl. Instrum. Meth. A. 499, 138-166 (2003). 691 doi: 10.1016/S0168-9002(02)01786-2
 - [6] Carlos Megías, Víctor Vázquez, Eduardo Ros et al., Ethernet- 693 based timing system for accelerator facilities: The IFMIF- 694 DONES case. Comput Netw. 233, 109897 (2023). doi: 695 10.1016/j.comnet.2023.109897
 - Y. Yang, L. T. Sun, Y. H. Zhai et al., Heavy ion accelerator 697 facility front end design and commissioning. Phys. Rev. Accel. Beams. 22, 110101 (2019). doi: 10.1103/PhysRevAccel-Beams.22.110101
 - [8] M. T. Tang, L. J. Mao, H. J. Lu et al., Design of an efficient col-701 lector for the HIAF electron cooling system. Nucl. Sci. Tech. 702 32, 116 (2021). doi: 10.1007/s41365-021-00949-0
 - P. Yu, B. Zhang, F. Wang et al., Fabrication and cold test of prototype of spatially periodic radio frequency quadrupole 705 focusing linac. Nucl. Sci. Tech. 32, 1-9 (2021). doi: 706 10.1007/s41365-020-00835-1
- 666 [10] P. Liu, J. H. Chen, Y. G. Ma et al., Production of light nuclei 708 [21] D. Yang, Z. Cao, X. J. Hao et al., Readout electronics of and hypernuclei at High Intensity Accelerator Facility energy 709 667 region. Nucl. Sci. Tech. 28, 55 (2017). doi: 10.1007/s41365-710 668 017-0207-x 669
- sensitive TOF MCP detector for beam diagnostics and new 713 scheme for mass measurements at HIAF. Nucl. Sci. Tech. 30, 714 672 152 (2019). doi: 10.1007/s41365-019-0676-1 673
- 674 [12] G. F. Qu, W. P. Chai, J. W. Xia et al., Two-plane painting in- 716 jection scheme for BRing of HIAF. Nucl. Sci. Tech. 28, 114 717

- (2017). doi: 10.1007/s41365-017-0260-5
- pulse process algorithms for CsI(Tl) detector array at External 677 [13] J. C. Yang, J. W. Xia, G. Q. Xiao et al., High Intensity heavy ion Accelerator Facility (HIAF) in China. Nucl. Instrum. Meth. B. 317, 263–265 (2013). doi: 10.1016/j.nimb.2013.08.046
 - plementation of HIAF-Kicker power supply communication system. NUCLEAR TECHNIQUES 44 31-38 (2021). doi: 10.11889/j.0253-3219.2021.hjs.44.070402.
 - tributed time-to-digital converter (TDC) in a White Rabbit 685 network. Nucl. Instrum. Meth. A 738, 13-19 (2014). doi: 10.1016/j.nima.2013.11.104
 - A Low-Resources TDC for Multi-Channel Direct ToF Readout Based on a 28-nm FPGA. Sensors. 21, 308 (2021). doi: 10.3390/s21010308
 - J. Y. Wu, Z. H. Shi et al., The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay. 2008 IEEE Nuclear Sci. Conf. R. (IEEE, Dresden, 2008), pp. 3440-3446. doi: 10.1109/NSSMIC.2008.4775079
 - Y. Xiao, H. G. Liang, L. Y. Jin et al., Design of a highaccuracy time-to-digital converter based on dual-edge signals. J. Instrum. 18, P07023 (2023). doi: 10.1088/1748-0221/18/07/P07023
 - 700 [19] Z. W. Xue, H. Liang, J. X. Li et al., A 128-channel timeto-digital converter based on the 24-phase shift-clock sampling method for RPC. J. Instrum. 18, T02007 (2023). doi: 10.1088/1748-0221/18/02/T02007
 - L. N. Cojocariu, D. Foulds-Holt, F. Keizer et al., A multi-704 [20] channel TDC-in-FPGA with 150 ps bins for time-resolved readout of Cherenkov photons. Nucl. Instrum. Meth. A. 1055, 168483 (2023). doi: 10.1016/j.nima.2023.168483
 - a prototype time-of-flight ion composition analyzer for space plasma. Nucl. Sci. Tech. 29, 60 (2018). 10.1007/s41365-018-
- 670 [11] J. H. Liu, Z. Ge, Q. Wang et al., Electrostatic-lenses position-712 [22] G. Daniluk, White Rabbit Calibration Procedure. Accessed: Mar. 2018. [Online]. Available at: https://www.ohwr. org/documents/213.
 - 715 [23] R. Machado, J. Cabral, F. S. Alves, Recent Developments and Challenges in FPGA-Based Time-to-Digital Converters. IEEE T. Instrum. Meas. 68, 4205-4221 (2019). doi:

10.1109/TIM.2019.2938436

718

- 719 [24] J. Torres, A. Aguilar, R. García-Olcina et al., Time-to-742 Digital Converter Based on FPGA With Multiple Channel 743 720 Capability. IEEE T. Nucl. Sci. 61, 107-114 (2014). doi: 744 [30] 721 10.1109/TNS.2013.2283196 722
- 723 [25] M. Choi and A. Abidi., A 6-b 1.3-Gsample/s A/D converter in 746 0.35-/spl mu/m CMOS. IEEE J. Solid-St. Circ. **36**, 1847–1858 724 725 (2001). doi: 10.1109/4.972135
- 726 [26] V. E. Garuts, Y. S. Yu, E. O. Traa et al., A dual 4-bit 2-Gs/s 749 full Nyquist analog-to-digital converter using a 70-ps silicon 750 727 bipolar technology with borosenic-poly process and coupling- 751 728 base implant. IEEE J. Solid-St. Circ. 24, 216-222 (1989). doi: 752 729 10.1109/4.18579 730
- 731 [27] Y. G. Wang, X. Y. Zhou, Z. Q. Song et al., A 3.0-ps 754 rms Precision 277-MSamples/s Throughput Time-to-Digital 755 Converter Using Multi-Edge Encoding Scheme in a Kintex- 756 733 7 FPGA. IEEE T. Nucl. Sci. 66, 2275-2281 (2019). doi: 757 734 10.1109/TNS.2019.2938571 735
- 736 [28] C. Liu, Y. G. Wang, A 128-Channel, 710 M Samples/Second, 759 and Less Than 10 ps RMS Resolution Time-to-Digital Con-760 737 verter Implemented in a Kintex-7 FPGA. IEEE T. Nucl. Sci. 761 [34] 738 62, 773-783 (2015). doi: 10.1109/TNS.2015.2421319
- 740 [29] Y. G. Wang, C. Liu, A 3.9 ps Time-Interval RMS Precision 763

- Time-to-Digital Converter Using a Dual-Sampling Method in an UltraScale FPGA. IEEE T. Nucl. Sci. 63, 2617-2621 (2016). doi: 10.1109/TNS.2016.2596305
- Y. G. Wang, J. Kuang, C. Liu et al., A 3.9-ps RMS Precision Time-to-Digital Converter Using Ones-Counter Encoding Scheme in a Kintex-7 FPGA. IEEE T. Nucl. Sci. 64, 2713-2718 (2017). doi: 10.1109/TNS.2017.2746626

741

748

- [31] E. Bayer, P. Zipf, and M. Traxler, A High-Resolution (< 10 ps RMS) 48-Channel Time-to-Digital Converter (TDC) Implemented in a Field Programmable Gate Array (FPGA). IEEE T. Nucl. Sci. 58, 1547-1552 (2011). doi: 10.1109/TNS.2011.2141684
- 753 [32] E. Bayer, P. Zipf, M. Traxler, A multichannel high-resolution (< 5 ps RMS between two channels) Time-to-Digital Converter (TDC) implemented in a field programmable gate array (FPGA). 2011 IEEE Nuclear Sci. Conf. R. (IEEE, Valencia, 2011), pp. 876-879. doi: 10.1109/NSSMIC.2011.6154560
- 758 [33] J. Y. Wu, Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs. IEEE T. Nucl. Sci. 57, 1543-1548 (2010). doi: 10.1109/TNS.2010.2045901
 - J. Kalisz, Review of methods for time interval measurements with picosecond resolution. Metrologia. 41, 17 (2003). doi: 10.1088/0026-1394/41/1/004